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● From Qucs-0.0.18 to Qucs-0.0.19: the way forward 
● Octave support for Qucs circuit simulation
● Expanded compact device modelling capabilities with the Berkeley Model
and Algorithm Prototyping Platform (MAPP) 
● Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools  
● Linking ngspice Xyce to Qucs
● New circuit design aids
● Improvements to Qucs documentation and code control features
● Possible directions for Qucs development after release 0.0.19
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   From Qucs-0.0.18 to Qucs-0.0.19: the way forward 
● Part  1 - Qucs-0.0.18 
GPL software used by Qucs-0.0.18
*      ADMS      – Automatic model synthesiser, http://sourceforge.net/projects/mot-adms  
**     PS2SP    – PSPICE to SPICE preprocessor, http://members.acon.at/fschmid7/
***   ASCO      – SPICE circuit optimiser, http://asco.sourceforge.net/ 
**** OCTAVE  – Numerical analysis package, https://www.gnu.org/software/octave/ 2
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   From Qucs-0.0.18 to Qucs-0.0.19: the way forward 
● Part  2  - Qucs-0.0.18 download statistics
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   From Qucs-0.0.18 to Qucs-0.0.19: the way forward 
● Part  3 - Introducing the Qucs-0.0.19 structure
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     Numerical        +  MAPP device modelling 
 post-simulation              and simulation
 data processing           
       * Berkeley Model and Algorithm Prototyping
                           Platform (MAPP) 
http://draco.eecs.berkeley.edu:8765/jr/MAPP/wikis/home 
  
                         Octave support for Qucs circuit simulation
                         Part 1 – post simulation data processing
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       Octave
Post-simulation
data processing




                  Octave support for Qucs circuit simulation
                   Part 2 – Qucs-Octave linked transient simulation
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# Qucs 0.0.18  C:/Documents and Settings/s0237326/My Documents/Temp/boostconverter.sch
# boostconverter.net
L:L1 _net0 dio L="47uH" I="0"
Vdc:V2 _net0 gnd U="12V"
Eqn:Eqn1 Tmax="Bperiod*20" Tstep="Bperiod/1000" Export="yes"
.ETR:ETR1 IntegrationMethod="Trapezoidal" Order="2" InitialStep="1 ns" MinStep="Tstep" 
     MaxIter="150" reltol="0.001" abstol="1 pA" vntol="1 uV" Temp="26.85" LTEreltol="1e-3" 
     LTEabstol="1e-6" LTEfactor="1" Solver="CroutLU" relaxTSR="no" initialDC="yes" MaxStep="Tstep"
Eqn:Eqn2 Bfreq="40k" Bperiod="1/Bfreq" Bduty="50" Ton="Bperiod*Bduty/100" Toff="Bperiod-Ton" 
Export="yes"
Relais:S1 ctrl dio gnd gnd Vt="0.5 V" Vh="0.1 V" Ron="1" Roff="1e12" Temp="26.85"
Vrect:V1 ctrl gnd U="1V" TH="Ton" TL="Toff" Tr="1 ns" Tf="1 ns" Td="0 ns"
Diode:D1 out dio Is="1e-12 A" N="1" Cj0="10 fF" M="0.5" Vj="0.7 V" Fc="0.5" Cp="0.0 fF" Isr="0.0" Nr="2.0" 
    Rs="0.0 Ohm" Tt="0.0 ps" Ikf="0" Kf="0.0" Af="1.0" Ffe="1.0" Bv="0" Ibv="1 mA" Temp="26.85" Xti="3.0" 
    Eg="1.11" Tbv="0.0" Trs="0.0" Ttt1="0.0" Ttt2="0.0" Tm1="0.0" Tm2="0.0" Tnom="26.85" Area="1.0"
C:C1 out gnd C="100u" V="0"





Tstart = 0; n = 100;  tend = 5e-4;
% fixed-step synchonous solver test
clear qtr_async1
% create a new asynchronous solver object from a netlist
qtr_async1 = asynctrcircuit('boostconverter.net');
% initialist the simulation
qtr_async1.init(tstart, (tend - tstart) / (10 * n));
% get the number of nodes
N = qtr_async1.getn;
% get the number of voltage sources
M = qtr_async1.getm;
% choose some time points
T1 = linspace(tstart, tend, n)';
% initialise storage for the solution
Y1 = zeros(numel(T1), M+N);
% get the initial solution
Y1(1, 1:(N+M)) = qtr_async1.getsolution();
% step through time solving the circuit
for ind = 2:numel(T1)
     % accept the step into the solution history
     qtr_async1.acceptstep(T1(ind));
     % get the node voltages and currents at the current time
     Y1(ind, 1:(N+M)) = qtr_async1.getsolution();
end
% plot the node voltages and branch currents
figure; 
AX = plotyy(T1 * 1000, Y1(:,1:N), T1 * 1000, Y1(:,((N+1):(N+M))));
title ('Boost Converter', 'FontSize', 14)
xlabel('Time (ms)', 'FontSize', 14)
set(get(AX(1),'Ylabel'),'String','Node Voltages', 'FontSize', 14) 




      Compact device modelling with Qucs EDD models, SPICE B models, 
       MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools




MAPP code in Qucs edit window
        Qucs project:
   MAPPExamples_prj
Startup_MAPP.m
vsrcRLC_transient_demo.m
              ..
              ..
  
Output on slide 8
  
      Compact device modelling with Qucs EDD models, SPICE B models, 
       MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools




Jaijeet Roychowdhury, Numerical simulation and modelling of electronic and biochemical systems, 
Foundations and Trends in Electronic Design Automation 3:2-3, NOW, 2009
Qucs circuit schematic and output data
MAPP output dataFrom slide 7
  
     Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools
Part 3: From Qucs circuit synthesis to MAPP output
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     Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools
   Part 4: Compact device modelling; the tunnel diode model revisited
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Qucs evaluation of tunnel diode
            model equations
MAPP tunnel diode test wrapper
S. Jahn and M.E. Brinson, Interactive compact device modelling using Qucs equation-defined devices, 
Int. J. Numer. Model. 2008; 21:335-349. http://onlinelibrary.wiley.com/doi/10.1002/jnm.676/abstract  
http://www.mos-ak.org/berkeley_2014/presentations/07_Tianshi_Wang_MOS-AK_Berkeley_2014.pdf 
  
     Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools
    Part 4: Compact device modelling; the tunnel diode model continued
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function MOD = tunnelDiode_ModSpec_wrapper()
    MOD = ee_model();
    MOD = add_to_ee_model(MOD, 'external_nodes', {'p', 'n'});
    MOD = add_to_ee_model(MOD, 'explicit_outs', {'ipn'});
    MOD = add_to_ee_model(MOD, 'parms', {'Is', 1e-12, 'VT', 0.025});
    MOD = add_to_ee_model(MOD, 'parms', {'Ip', 1e-5, 'Vp', 0.1});
    MOD = add_to_ee_model(MOD, 'parms', {'Iv', 1e-6, 'Vv', 0.4, 'K', 5});
    MOD = add_to_ee_model(MOD, 'parms', {'C', 0});
    MOD = add_to_ee_model(MOD, 'f', @f);
    MOD = add_to_ee_model(MOD, 'q', @q);
    MOD = finish_ee_model(MOD);
end
function out = f(S)
    v2struct(S);
    I_diode = Is*(exp(vpn/VT)-1);
    I_excess = Iv * exp(K * (vpn - Vv));
    I_tunnel = (Ip/Vp) * vpn * exp(-1/Vp * (vpn - Vp));
    out = I_diode + I_tunnel + I_excess;
end
function out = q(S)
    v2struct(S);
    out = C*vpn;
end
MAPP tunnel diode compact device model
MAPP post-simulation output
Tunnel diode I/V curve
  
     Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools
    Part 5: Compact device modelling; the tunnel diode model continued
function out = plotGV_tunnelDiode_ModSpec_wrapper()
    MOD = tunnelDiode_ModSpec_wrapper();
    vs = -0.05:0.001:0.4;
    gs = zeros(size(vs));
    for idx = 1:1:size(gs,2)
        gs(1,idx) = MOD.dfe_dvecX(vs(idx), [], [], [], MOD);
    end
    figure();
    plot([min(vs), max(vs)], [0, 0], 'Color', 'red', 'LineWidth', …
        1.25, 'LineStyle', '--');
    hold on;
    plot([0, 0], [min(gs), max(gs)], 'Color', 'red', 'LineWidth', …
       1.25, 'LineStyle', '--');





            15,'FontWeight','bold');
xlabel('vpn (V)','FontName','Times New Roman','FontSize',...
            18,'FontWeight','bold');
ylabel('transconductance G (S)','FontName','Times New Roman',...
            'FontSize',18,'FontWeight','bold');
title(['G/V curve of a tunnel diode'],'FontName','Times New Roman', …
          'FontSize',18,'FontWeight','bold');
          set(gcf,'color','white');
end
12
       Tunnel diode G/V curve
  
     Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools
    Part 6: Tunnel diode EDD model and test circuit 
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     Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools
    Part 7: Tunnel diode Verilog-A model and test circuit
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// Tunnel diode Verilog-A compact device model.










parameter Is=1e-12 from [1e-20 : inf);
parameter Ip=1e-5  from [1e-20 : inf); 
parameter Iv=1e-6  from [1e-20 : inf);
parameter Vp=0.1   from [1e-20 : inf);
parameter Vv=0.4   from [1e-20 : inf);
parameter KTD = 5    from [1e-20 : inf);
parameter VT=0.025 from [1e-20 : inf);
parameter C=1e-15  from [1e-20 : inf);
//
real Idiode, Iexcess, Itunnel;
//
analog begin
 Idiode = Is*(exp(V(p,n)/VT)-1.0);
 Iexcess = Iv*exp(KTD*(V(p,n)-Vv));
 Itunnel = Ip*(V(p,n)/Vp)*exp(Vp-V(p,n)/Vp);
 I(p,n) <+ Idiode+Iexcess+Itunnel;




     Compact device modelling with Qucs EDD models, SPICE B models, 
MAPP DAE models, and Qucs ADMS/Verilog-A “turn-key” tools
    Part 8: Tunnel diode SPICE B model and test circuit
15
Vdc
Typical ngspice, Xyce and LTspice tunnel diode netlist
constructed with a subcircuit and B type non-linear
current sources  
The tunnel diode conductance = diff( I(Vm), Vdc ).
SPICE equivalent of diff appears not to be 
implemented ?
  
              
               Linking ngspice and Xyce to Qucs:  Part 1 - Background
Concept
The primary purpose of the proposed integration is (1) to provide a facility which allows Qucs 
schematics to be simlulated with GPL SPICE compatible simulation engines,
 in particular ngspice ( http://ngspice.sourceforge.net ) and Xyce ( https://xyce.sandia.gov/ ),
and (2) to check compact device model performance and accuracy across different simulators.









Qucsator Netlist Builder Qucsator Netlist Builder
Qucsator Engine Ngspice Engine Xyce Engine
Qucs GUI level
   Ngspice sim output  
to Qucs data converter
     Xyce sim output  









Simulation kernel level. 
Execution outside Qucs
Qucs data visualization engine
getXyceNetlist()
Current state of Work:
● Implemented Ngspice/Xyce netlist builder




Nonlinear devices (Diode, BJT, MOSFET, JFET)








● Qucs library components support (ngspice)
Source code available from https://github.com/ra3xdh/qucs/tree/spice4qucs 16
  
              
  Linking ngspice and Xyce to Qucs: Part 2 - A simple RC circuit example
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Qucs menu Simulate (F2)
Simulate with SPICE
   (ngspice or Xyce)
  
              
       Linking ngspice and Xyce to Qucs: Part 3 - A larger circuit example
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Audio amplifier schematic AC gain against frequency
Transient output voltage against time
Ngspice and Xyce audio amplifier test
circuit and typical simulation results
  
              
       Linking ngspice and Xyce to Qucs: Part 4 – Comparing Qucs and 





              
       Linking ngspice and Xyce to Qucs: Part 4 – Small signal  S parameter
simulation with ngspice and Qucs 
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       Linking ngspice and Xyce to Qucs: Part 4 – Small signal  S parameter
simulation with ngspice and Qucs continued
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● Main window of the Qucs-active filter design tool.
● Butterworth, Chebyshev (Type I and II), Bessel, and Cauer low-pass,
high-pass, band-pass, and band-stop active filter design capabilities.
● Sallen-Key, Multifeedback and Cauer filter section topologies are available.
● User-defined filter transfer functions.
● Full Qucs integration, including a copy-and-paste interface.
● To be released with Qucs-0.0.19.
  
              
                                Qucs: Actave filter design example
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Butterworth Low Pass Active filter design
  
              




              
                                Qucs: Actave filter design algorithms - 2
25   Transfer function definition window
  
              
                         Improvements to Qucs documentation and code
                     control features - 1
                    1. New style HTML “Qucs-Help” documentation
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                         Improvements to Qucs documentation and code
                     control features - 2
2. New style HTML Qucs Tutorial/Report documents
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                         Improvements to Qucs documentation and code
                     control features - 3
283. Source code documentation generated with Doxygen 
  
              
                         Improvements to Qucs documentation and code
                     control features - 4
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Concept
With each release of Qucs the program code becomes more complex 
and the number of built in device models increases.  In an attempt to 
check that new device models and code changes do not, inadvertently, 
introduce bugs or simulation errors a set of software tests are under 
development.  Eventually, these tests will exercise all Qucs passive 
component and active device models across relevant simulation 
domains.  
Current state of work:
● Tests operation of Qucs GUI (qucs) and simulator engine (qucsator)
● Test process uses Python, testing Qucs projects held in a “testsuit” directory
($python run.py --prefix /home/user/local/qucs-master/bin/ --skip skip.txt --qucsator)
● Projects which are known to fail can be skipped
● Test options:
●  `--qucs` runs the schematic to netlist conversion.
●  `--qucsator` runs the simulator.
●  `--add-test [schematic].sch` adds a schematic as a test-project into the test-set.
●  `--skip [file]` will skip the projects listed in the [file].
●  `--project [project directory from testset]` will run a single test from the set.
●  `--compare-qucsator [prefix/one prefix/two prefix/three]` runs multipe qucsator
    simulators.
●  `--verbose [0|1]` increase verbosity: 0 = progress and errors, 1 = all info.
---------------------------------------------------------------------------------------------------
Project                                      | Schem. Version     |   Sim. Runtime
---------------------------------------------------------------------------------------------------
AC_SW_resonance_prj            | 0.0.4                      | 0.016968       
AC_SW_swr_meter_prj            | 0.0.4                      | 0.017098       
AC_bandpass_prj                     | 0.0.17                    | 0.115111       
AC_groupdelay_ac_prj             | 0.0.12                    | 0.034698       
DC_AC_SP_stab_prj                | 0.0.4                      | 0.067629       
DC_AC_active_bp_prj              | 0.0.5                       | 0.016422       
DC_AC_active_lp_prj               | 0.0.5                       | 0.017316       
DC_AC_bbv_prj                        | 0.0.5                      | 0.032346       
DC_AC_gain_prj                       | 0.0.5                      | 0.031954       
DC_AC_gyrator_prj                   | 0.0.4                      | 0.008243       
DC_AC_notch_prj                      | 0.0.5                     | 0.016785       
DC_AC_selective_amp_prj        | 0.0.5                     | 0.017569       
DC_SP_LPF-Balun2_prj            | 0.0.15                    | 0.216681       
DC_SP_LPF-Balun3_prj            | 0.0.15                    | 0.165655       
DC_SP_opamp_gyrator_prj        | 0.0.5                     | 0.018379       
DC_SW_bridge_prj                     | 0.0.3                     | 0.034325       
DC_SW_bsim4v30nMOS_Ids_Vgs_prj | 0.0.18          | 0.217675       
DC_SW_bsim4v30pMOS_Ids_Vgs_prj | 0.0.18          | 0.167487       
DC_SW_charac_prj                     | 0.0.4                     | 0.117094       
DC_SW_diff1_prj                        | 0.0.5                      | 0.167375       
DC_SW_diode_prj                      | 0.0.18                    | 0.421467       
DC_SW_fgummel_prj                 | 0.0.10                    | 0.034314       
DC_SW_preregulator_prj            | 0.0.15                    | 0.033987       
DC_SW_rgummel_prj                 | 0.0.10                    | 0.065789       
DC_TR_SW_spice_BFR520_prj      | 0.0.18               | 0.218216       
DC_TR_active_mixer_prj            | 0.0.4                      | 0.181998       
SP_SmithChartTest_prj                | 0.0.12                   | 0.065689       
SP_Sparam_diagrams_prj           | 0.0.18                    | 0.066238       
SP_bpf_10Ghz_prj                      | 0.0.4                      | 0.065355       
SP_chebyshev1_5th_prj              | 0.0.3                     | 0.034585       
SP_elliptic_5th_prj                       | 0.0.3                     | 0.065700       
SP_fet_noise_prj                         | 0.0.5                     | 0.034303     
Typical Qucs simulation report
for passed tests
4. Qucs model and progam code test system
  
              
           Possible directions for Qucs development after release 0.0.19
Summary and possible future directions
● Qucs 0.0.19 is likely to be a major release of the circuit simulator package with
   many of the features introduced in this presentation included.  At this stage in
   the Qucs development cycle it is difficult to say what the final structure of the 
   software will be, or indeed how complete the new features will be.  However, as a 
   minimum Qucs 0.0.19 will have benefited from the significant amount of work 
   done by the Development Team to remove bugs, restructure the software, 
   port the GUI from Qt3 to Qt4, improve the performance of qucsator, add new 
   circuit design and modelling features and make the Qucs GUI more user friendly
 and productive.
   
MUCH WORK STILL NEEDS TO BE DONE BEFORE FURTHER NEW
 FEATURES ARE ADDED TO THE  SOFTWARE CODE.
● Medium to long term possible improvements to Qucs have been published in the 
● revised Qucs Wiki roadmap. This can be found at
 
   https://github.com/Qucs/qucs/wiki/Roadmap  
30
Stable and development versions of Qucs and MAPP can be downloaded from:
1. Qucs   :  http://qucs.sourceforge.net/ and https://github.com/Qucs/qucs/ 
2. MAPP :  http://draco.eecs.berkeley.edu/dracotiki/tiki-index.php?page=MAPPgplDownloads 
